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Pulse Waveform Dependence on AC Bias
Temperature Instability in pMOSFETs
Shiyang Zhu, Member, IEEE, Anri Nakajima, Takuo Ohashi, and Hideharu Miyake
Abstract—In this letter, the waveform effects on the degradation
enhancement of pMOSFETs under high-frequency ( 104 Hz)
bipolar-pulsed bias-temperature (BT) stresses were systematically
studied. The enhancement was found to be mainly governed by the
fall time ( ) of the pulse waveform, namely, the transition time
of the silicon surface potential from strong accumulation to strong
inversion, rather than the pulse rise time ( ) and the pulse duty
factor (D). The enhancement decreases significantly with in-
creasing, and is almost eliminated when is larger than 60 ns.
This new finding is consistent with our newly proposed assumption
that the recombination of free holes and trapped electrons at the
SiO2 Si interface and/or near-interface states can enhance the in-
terface trap generation.
Index Terms—Bias temperature instability (BTI), dynamic
stress, interface trap generation, pMOSFET, pulse waveform.
I. INTRODUCTION
THE negative bias temperature instability (NBTI) in pMOS-FETs, which is originated from the interface trap gener-
ation and/or the oxide fixed charge buildup ,
is one of the most crucial reliability concerns for the state-of-
the-art devices, and becomes even more severe as the gate oxide
is further scaled down [1]. Recently, it was recognized that the
degradation can be significantly reduced under ac NBT stresses
where a repetitive unipolar (the gate voltage between 0 and
, where is the voltage amplitude) or bipolar ( be-
tween and ) voltage was applied on the gate elec-
trode as compared to the dc NBT stress where a constant voltage
( ) was applied [2]–[6]. The reduction has been ascribed to
the fact that and/or generated during the on-state
(when ) of the dynamic stress can be partially recov-
ered during its off-state (when or ) [2]–[6]. In the
unipolar stress case, similar phenomena were also observed in
our experiment [7]. However, in the bipolar stress case, on the
contrary to that observed by other groups [6], the degradation
was found to be enhanced, rather than reduced, especially at the
stress frequency larger than Hz [7]. Similar degradation
enhancement was also observed in nMOSFETs under dynamic
oxide field stresses by Chen et al. [8] and by us [9]. A model
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related to the charge pumping current during the bipolar stress
was proposed to explain the enhancement [7], [9]. In this letter,
new results obtained from the waveform dependence are pre-
sented to understand the reason of the different observations in
the bipolar BT experiments, e.g., between Tan et al. [6] and us,
and to reveal the enhancement mechanism more clearly.
II. EXPERIMENTAL
The tested pMOSFETs were fabricated on n-well of p-Si
substrates using a standard CMOS process [10] with lightly
doped drain/source structure, -ploy-Si gate, and plasma-
nitrided gate oxide which has a physical thickness of 2 nm and
a peak nitrogen concentration of 15% near the poly-Si/oxide
interface, as estimated by secondary ion mass spectroscopy.
The channel width is 10 m and the channel length is be-
tween 0.44–2.0 m. The device was stressed at 125 C for
1000 s, by applying a pulsed voltage from a pulse generator
(HP8112A) on the gate electrode while all other electrodes
were grounded. was 2.8 V unless specially noted. Imme-
diately after stress interruption (less than several seconds), an
and a modified direct-current current–voltage (DCIV)
measurement [11], [12] were carried out at the stress temper-
ature sequentially. The threshold voltage shift and the
transconductance degradation are extracted form the
curves, while the is extracted from the DCIV peak.
Each stress was carried out on a fresh device with an initial
of cm . There is a close correlation among
, and [2]. Therefore, only the data
are shown follows.
III. RESULTS AND DISCUSSION
Fig. 1 shows the frequency (f) dependence of under
both bipolar and unipolar NBT stresses. Both the rise and
fall time of the waveform are set to the minimum value
(4.5 ns) permitted by the pulse generator, and the duty factor
is 50%. At “0” Hz, keeps at for 500 s first, then at
0 V (for unipolar) or at (for bipolar) for the next 500 s.
In consistence with our previous results, under bipolar
BT stress is enhanced as compared to that under unipolar stress
or dc stresses (0 Hz), and the enhancement becomes significant
at frequencies larger than Hz [7]. The inset shows the
time evolution of under dc stress , relax (0 V or )
and re-stress sequence. The positive bias provides almost
similar recovery of the stress-induced as the zero bias [4].
If only the dc effects, namely, generation at and
passivation at or , are involved, unipolar and bipolar
BT stresses should result in similar . Fig. 1 implies these
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Fig. 1. Interface trap generation N as a function of stress frequency under
unipolar and bipolar BT stresses with a square waveform of t = t =
4:5 ns and duty factor of 50%. Devices have size of W=L = 10 m=0:6 m
and are stressed at 125 C for 10 s. Inset is the time evolution of N under
stress-relax-stress sequence.
Fig. 2. Interface trap generation N as a function of duty factor under
unipolar and bipolar stresses with a square waveform of t = t = 4:5 ns and
f = 10 Hz. Devices have size of W=L = 10 m=1:12 m and are stressed
at 125 C for 10 s. The 100% duty factor represents the dc negative BT stress
(SNBTI), and the 0% duty factor represents the dc positive BT stress (SPBTI).
exists a transient (ac) effect for generation under the bipolar
BT stress.
Fig. 2 shows the duty factor effect under bipolar and unipolar
BT stresses with square waveform of Hz and
ns. Here, the duty factor is defined as
, where is the pulse period (1000
ns at Hz), and are the duration at low
and high ( for bipolar, 0 for unipolar) voltage respectively.
At the duty factor range of 5– 95%, the generation under
bipolar BT stress is much larger than that under unipolar NBT
stress, and the enhancement is independent of the duty factor
as we can see that increases almost linearly with the duty
factor having a similar slope in both unipolar and bipolar cases.
At 99% duty factor, the enhancement reduces because is
not really reached, in other words, approaches 0, as moni-
tored by an oscilloscope. Similarly, approaches 0 at the 1%
duty factor, leading to the reduction.
Fig. 3. Interface trap generation N as a function of t (or t ) under
bipolar stresses at 10 Hz with a trapezoidal waveform. Inset shows a
schematic waveform to define t , t , t and t . Devices have size of
W=L = 10 m=0:8 m and are stressed at 125 C for 10 s. For comparison,
N under unipolar stress with a square waveform (t = t = t = 4:5 ns)
is also shown.
Under similar bipolar BT stress ( Hz, 50% duty factor,
V) but with different transition time of the waveform
, decreases nearly linearly with the in-
crease of , as shown in Fig. 3. The vs
curve has a larger slope at ns. Compared to
under unipolar NBT stress, the enhancement almost vanishes
when is larger than 60 ns. The continuous decreasing of
with further increasing of can be simply ascribed to
the stress period decreasing. Therefore, the
reason for no enhancement in Tan et al.’s high frequency
bipolar BT experiment is due to the large of the waveform,
ns at Hz as they mentioned.
To distinguish the effects of and , a trapezoidal stress
waveform with different and is employed. In one case,
is fixed at 5.5 ns while changing from 5.5 to 99.9 ns (the
maximum of the pulse generator). In other case, is fixed at
5.5 ns while changing from 5.5 to 99.9 ns. is kept constant
of 500 ns in both cases. Fig. 3 shows that decreases very
slightly with increasing , while it decreases significantly with
increasing with a similar slope as that of . The decrease
almost saturates at ns. Above results clearly indi-
cates that the enhancement under the bipolar BT stress is
mainly originated from the rapid voltage transition from
to , i.e., the value. The enhancement is elim-
inated when is larger than 60 ns.
The effect is shown in Fig. 4 under various BT stresses.
increases with in all stress configurations, and more
rapidly under bipolar BT stress with ns. It also in-
dicates that the enhancement becomes more significant at
larger . One possible reason is that the value increases
with increasing at the same .
The enhancement under bipolar BT stress has been re-
lated to the recombination of trapped electrons at or near the
Si/SiO interface states with free holes upon the Si surface po-
tential reversal from accumulation to inversion [7], [9]. Now we
can describe the model more clearly. It is well known that the
interface traps Si Si , as well as the positive oxide charges
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Fig. 4. Interface trap generation N as a function of V under bipolar,
unipolar and dc NBT stresses. Devices have size of W=L = 10 m=0:44 m
and are stressed at 125 C for 10 s. The dynamic stress has a square waveform
of f = 10 Hz, D = 50%, and t = 4:5 ns or 20 ns.
O Si , are generated from the dissociation of hydrogen-
terminated trivalent Si bonds (Si–H) associated with holes
as: Si Si–H Si Si H [1], [13]. In static NBT
stress, holes come from the Si inversion layer. In bipolar BT
stress, beside this contribution, there is another transient holes
from the source/drain to recombine with the trapped electrons
upon the gate voltage shifting from to , which is sim-
ilar to the charge pumping current in the nMOSFET case. If
is small enough, the electrons trapped at the SiO Si interface
or near-interface states still remain when the gate voltage
has been changed from to . The built-in electric field
provided by the trapped electrons, which depends on , can ac-
celerate the free holes to be recombined. These “hot” holes can
enhance the Si–H dissociation significantly. With increasing ,
the trapped electrons can follow the variation by the elec-
tron emission process, in other words, the recombination com-
ponent decreases [14], hence the enhancement decreases.
The emission time constant of the trapped electrons at 125 C
is estimated to be several tens nanoseconds [15], in consistent
with the critical observed in this work ( 60 ns). Another
possible explanation may be related to the fact that the negative
charged antibonding Si–H has much smaller activation energy
for H detachment than the value for either the neutral or posi-
tive charge states [16]. Therefore, upon the channel surface shift
from accumulation (in this stage, the antibonding Si–H may be
negative charged) to inversion (in this stage, Si–H breaking oc-
curs) quickly, those Si–H bonds are much easier to be broken.
In conclusion, it was clarified that the enhancement
under bipolar BT stress is due to the quick switch of from
to . The enhancement decreases with increasing
quickly, and almost disappears at ns. This new
finding supports our newly proposed assumption that the dis-
sociation of Si–H bonds can be accelerated by free holes to be
recombined with trapped electrons upon the quick shift of the
channel surface potential from strong accumulation to strong
inversion during the bipolar BT stress.
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